

Applicant:

Paton et al.

Title:

OFFSET SPACER SMOS

PROCESS FOR FORMING N-

TYPE TRANSISTORS

Appl. No.:

10/619,877

Filing Date: 07/15/2003

Examiner:

Christy L. Novacek

Art Unit:

2822

CERTIFICATE OF EXPRESS MAILING I hereby certify that this correspondence is being deposited with the United States Postal Service's "Express Mail Post Office To Addressee" service under 37 C.F.R. § 1.10 on the date indicated below and is addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450. EV 505576442 US 11/22/04 (Express Mail Label Number) (Date of Deposit) Roberta A. Cooper (Printed Name) (Signature)

DECLARATION UNDER 37 C.F.R. § 1.131

Commissioner for Patents PO Box 1450 Alexandria, Virginia 22313-1450

Sir:

We, Eric N. Paton, Haihong Wang, and Qi Xiang, state and declare that:

- 1. Each of us is an inventor of at least one of Claims 1-20 currently pending in U.S. Patent Application No. 10/619,877 (hereinafter "the '877 application").
- 2. We understand that in an Office Action dated September 23, 2004, Claims 1-4, 7-10, and 17-20 were rejected as being unpatentable based in part on the use of U.S. Patent No. 6,762,085 to Zheng et al., entitled "METHOD OF FORMING A HIGH PERFORMANCE AND LOW COST CMOS DEVICE" (hereinafter "Zheng et al.").
- 3. We understand based on the information provided on the front page of Zheng et al. that Zheng et al. has a filing date of October 1, 2002.
- 4. At least by June 28, 2002, we conceived in the United States the ideas set forth in Claims 1-20 of the '877 application. Such conception is evidenced by the attached invention disclosure form pertaining to the subject matter of the present application, and which is dated June 28, 2002.
- 5. Based on the conception of the ideas set forth in Claims 1-20 at least by June 28, 2002, the subject matter recited in Claims 1-20 was invented by us prior to the October 1, 2002 filing date of Zheng et al.

6. We hereby declare that all statements made herein of our own knowledge are true and that all statements made on information and belief are true, and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the patent application or any patent issuing therefrom.

Date:	11/18/04	Ву:
		Eric N. Paton
Date:	11/18/2004	By: Hiller Ward
		Haihong Wang
Date:	11/17/04	By:Qi Xiang

FRIORITY CODE
Friday, June 28, 2002 A_B_X
SMOS Patent Harvesting Session, Group 4:
Technical Leader: Qi Xiang
AMD INVENTION DISCLOSURE TLD ID# 10970 Rec'd date
California & Asia: x42110, return to MS68; Texas: x55964 return to MS562; Dresden & Europe: x83401 Silke Kretzschmar at MS E21-PP.
This invention applies to: Project: Product: Process: Technology: Other:
IMPORTANT Please identify any potential use:
List 2 to 5 key search words related to the invention:
Working title of invention: Offset spacer for NMOS As Extension implant to compensate for As enhanced diffusion
implant to compensate for As enhanced diffusion
Inventor's signature: Eric Paton date: 6/28/02
inventor's printed full name:Citizensinp
Employee #: Extension: Mail stop: Home telephone:()
AMD email address: AMD office FAX:()
Division: Directorate: Dept #: Dept : Manager:
Residence address:
Post Office address:
Hailton Island
Co-Inventor's signature:
Co-Inventor's printed full name: Citizenship:
Employee #: Extension: Mail stop: Home telephone:()
AMD email address: AMD office FAX:()
Division: Directorate: Dept #: Dept : Manager:
Residence address:
Post Office address:
Co-Inventor's signature: Qi Xian q date:
Co-Inventor's printed full name: Citizenship:
Employee #: Extension: Mail stop: Home telephone:()
AMD email address: AMD office FAX:()
AMD email address: AMD office FAX:() Division: Dept #: Dept : Manager:
Residence address:
Post Office address:
Co-Inventor's signature : date :
Co-Inventor's signature : date : Co-Inventor's printed full name: Citizenship:
Employee #: Extension: Mail stop: Home telephone:()
AMD email address: AMD office FAX:()
Division: Directorate: Dept #: Dept : Manager:
Residence address:
Post Office address:
State total number of inventors here: If there are more than four inventors, insert duplicate page 1.
HARVESTING LAW FIRM ATTORNEYS: FOLEY & LARDNER
Witness 1 initial: Witness 2 initial:
IDF Session 4 Revised on 10/29/01. AMD CONFIDENTIAL Attorney-Client Privileged Information Page 1

Patent Harvesting Breakout Session, Group 4: SMOS Friday, June 28, 2002 Technical Leader: Qi Xiang

Participant Addresses (Please verify all information and fill in any blank areas)

	CITIZENS									ZIP
FULL NAME & EMAIL	물	EMPL#	DEPT#	M/S	WORK#	FAX#	ADDRESS	CITY	STATE	CODE
Arasnia, Farzad FARZAD. ARASNIA@AMD.COM	lran	077478 07007	07007	117	408/749- 408/749- 5535 2953	408/749- 2953	1516 Hemlock Ave	San Mateo	CA	94401
Besser, Paul R PAUL. BESSER®AMD. COM	USA	023186 07198 36	07198	36	408/749- 408/774- 2350 8818	408/774- 8818	1087 Yorktown Dr	Sunnyvale CA	CA	94087
Goo, Jung-Suk JUNG- SUK, GOO@AMD, COM	Rep. Of Korea	026402 07360		143	408/749- 408/749- 6100 5585	408/749- 5585	100 Escondido Vill #D Stanford	Stanford	CA	94305
Lin,Ming Ren MING-REN.LIN@AMD.COM	USA	019636 07360	07360	143	408/749- 2238	408/749- 5585	408/749- 408/749- 10970 Santa Teresa 2238 5585 Dr	Cuperlino CA	CA	95014
Ngo,Minh V MINH-VAN.NGO@AMD.COM	USA	078264 07009		148	408/749- 3396	408/749- 5318	408/749- 408/749- 40986 Canyon 3396 5318 Heights Dr	Fremont	CA	94539
Paton, Eric N ERIC: PATON®AMD, COM	USA	024643 07195		49	408/749- 408/774- 2944 8923		498 Rio Grande Ct	Morgan Hill	CA	95037
Wang, Haihong————————————————————————————————————	China	025468 07360	07360	143	408/749- 3771		34170 Donahue Terr	Fremont	CA	94555
Xiang, Qi SH, XIANG@AMD.COM	China	024395 07360 143	07360	143	408/749- 408/749- 4771 5585	408/749- 5585	1119 Thames Dr	San Jose	CA	95129

IDF Page 1A

•		011	PRIOR	ITY CODE
Friday, June 28, 2002 SMOS Patent Harvesting Session, Group 4: Technical Leader: Qi Xiang		NOV 2 2 2004	AC	_B _D
AMD INVENTION DISCLO California & Asia: x42110, return to MS68;	TED Texas: x55964 return to M		Rec'd date ope: x83401 Silke Kretzsc	
Identify known relevant art (patents, pul		. 75		
Offset spacer	is used	Por Bo	ron in	
Current Si	devices u	without 1		
space for invention to.	Boron with Arsenic	<u> 6е аррі</u>	ed in thi	
State the problem solved by the invention	on:			1:16:12
of Arsenic undi	for the	enhanced gate edge, the chenne	To Much	diffusion over lap
of the source I do	rain and t	the channe	I will res	culf in
Short chandel effective Brief description and sketch of the inverpages, reports and drawings that are he	ntion <i>please attach</i>			
Surpressed 1		sion will	prevent J	
overlap of the	gate and	fource /a	Thin resu	Iting
I Pros)	NMOS	E W/ / Y / 32	C L & JAFy	
Boron				
11		Second	Zero space Mos device	enly
	5	As, +		
Patent notebook # Pa	ige numbers		Number of dra	awings
HARVESTING I	AW FIRM/ATTOR	NEYS: FOLEY &	LARDNER	
IIAK VESTING E.	Joe Ziebert, Ron			
Witness 1 initial:	Witness 2 initial:			İ
IDF Session 4 Revised on 10/29/01. AMDIT CON	FIDENTIAL Attorne	y-Client Privileged Info	ormation Page	3.2

•	OIPE	
	y _c ,	PRIORITY CODE
Friday, June 28, 2002	NOV 2 2 2004 -	AB
SMOS Patent Harvesting Session, Group 4 Technical Leader: Qi Xiang		CD
	OCUPE PADEMAN	
AMD INVENTION DISCL	OSOME ILDID#	Rec'd date
California & Asia: x42110, return to MS68;	Texas: x55964 return to MS562; Dresden &	Europe: x83401 Silke Kretzschmar at MS E21-PP.
Advantages (check all that apply):		
simplifies manufacturing	improves accuracy / precision	Desduces component ports
reduces cost of manufacturing		reduces component parts
	improves reliability	improves signal to noise ratio
improves density	improves efficiency	provides new functionality
increases operating speed	increases operating range	other, explain below
Discussion of advantage(s) of the invertee the comphasize technical advance in the analysis of the life of the control of the	rt as measured against known art):	
a, y ruje y	NON ACTION (IN)	1 CHEVICES.
description was discussed. Please attach copy of first drawing(s) of the describe any external disclosure of interpretable describe any external disclosure of interpretable describe any external disclosure of interpretable described any external disclosure of the description of	vention, place, date, circumstances of sell? No , Yes , If yes, who participation of inventors from outsid	ere and when?
have read and understood this disc		
ignature: Printed name:	Date:	
rinted name:		Employee #:
Vitness 2		
rinted name:		Employee #:
Name(s) of attorney(s) preferred by in-		, if known:
DF Session 4 Revised on 10/29/01. AMDIT CO	NFIDENTIAL Attorney-Client Privileged	Information Page 3